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Abstract— This paper presents a novel seven-level inverter topology for medium-voltage high-power applications. It 
consists of eight active switches and two inner flying-capacitor units forming a similar structure as in a conventional Active 
Neutral Point Clamped (ANPC) inverter. This unique arrangement reduces the number of active and passive components. 
A simple modulation technique reduces cost and complexity in the control system design without compromising reactive 
power capability. In addition, compared to major conventional 7-level inverter topologies such as the Neutral Point 
Clamped (NPC), Flying Capacitor (FC), Cascaded H-bridge (CHB) and Active NPC (ANPC) topologies, the new topology 
reduces the dc-link voltage requirement by 50%. This recued dc-link voltage makes the new topology appealing for various 
industrial applications. Experimental results from a 2.2 kVA prototype are presented to support the theoretical analysis 
presented in this paper. The prototype demonstrates a conversion efficiency of around 97.2% ± 1% for a wide load range. 
 
Keywords—Multilevel Inverter, 7-level inverter, Active Neutral Point Clamped (ANPC) inverter, Flying Capacitor, 
Voltage Source Converter. 
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I. INTRODUCTION 
In recent years, multilevel converters have received increasing attention from both academia and industry for 
applications ranging from medium to high voltage/power conversion (e.g., >3 kV and >100 kW). This is because multilevel 
converters exhibit some significant advantages compared to two-level VSIs, such as improved output waveforms with lower 
harmonic distortion, lower electromagnetic interference, reduced stress across the semiconductor devices, and fault-tolerant 
operation.  They are also potentially attractive for low voltage/power applications (e.g., 380 V and <100 kW) due to reduced 
filter size, lower switching loss and better power quality [1]. In addition, they exhibit a favorable behavior for grid-
connected renewable systems, especially for solar Photovoltaic (PV) because the solid connection between the PV module 
and the grid via neutral point of NPC or ANPC topologies helps to keep the Common Mode Voltage (CMV) constant, 
which reduces the leakage current in the system.  This behavior is equally appealing for motor drives and marine power 
supply [2].  
Combination of any of these types
Multilevel Converter
Single dc source Isolated (individual) dc sources
Neutral Point Clamped 
(NPC) & T-Type
Flying Capacitor
 (FC)
Cascaded H-Bridge
(CHB)
Modular Multilevel Converter
(MMC)
Active NPC (ANPC) & Hybrid Topologies  
Fig. 1. A broad categorization of multilevel converter topologies. 
 
Multilevel converter topologies have been reported in the literature since the 1970s, yet there are still new topologies 
being investigated and finding applications in emerging areas [3]-[8].  A broad categorization of the multilevel converters 
is illustrated in Fig. 1. Some of the popular multilevel topologies include the Neutral Point Clamped (NPC) converter [4], 
[6], [10], [12]; Flying-Capacitor (FC) converter [8], [11], [13]; Cascaded H-bridge (CHB) converter [3], [4], [5], [20]; T-
Type converter [1], [5]; Modular Multilevel converter (MMC) [5], [16]; and hybrid multilevel NPC converter [8], [9], [12], 
[14]. A Single-phase circuit of some of the common topologies generating a seven-level output are shown in Fig. 2. The 
NPC converter is easy to control with simple PWM techniques; however, in many cases the unsymmetrical loading of 
power devices causes underutilization [19], [21]. In addition, as the number of output voltage levels increases, the dc-link 
capacitor voltage balancing becomes difficult, often demanding complex control strategies [5], [15].  The FC converter is 
controlled by multi-carrier phase shifted PWM and shows symmetrical loading of power devices and spreads losses equally 
across the power devices [11], [18], [20]. However, the increased number of capacitors in FC-type topologies with a large 
number of levels leads to more complex control scheme [4], [11], [13]. In contrast, the CHB can achieve a large number of 
levels by a straightforward cascaded structure of H-bridges, and loss equalization can be achieved even with simple phase 
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shifted PWM technique. However, the CHB requires isolated dc sources for each H-bridges, potentially making the system 
bulky and expensive [1], [3]-[5], [16]. The T-Type converter uses similar PWM strategies as the NPC topology, differing 
only in that one power device generates the positive or negative half of the output voltage. The power devices are loaded 
symmetrically in pairs but the outer power devices has to block the entire dc-link voltage during operation [1], [5].  
Likewise, the increased number of capacitors in higher-level FC- and MMC-type topologies lead to more complex control 
scheme [5], [8], [11], [13], [16]. 
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Fig. 2. Phase leg of some of the conventional seven-level inverter topologies: (a) 7L-NPC [10], [19], (b) 7L-Flying Capacitor [11], (c) 7L-ANPC [12], 
(d) generalized 7L-Peng model [13], (e) Hybrid Clamped 7L-ANPC [2] , (f) Hybrid 7L-ANPC-I [14], (g) Hybrid 7L-ANPC-II [12], and (h) Hybrid 7L-
ANPC-III [15]. Here X ∈ (R, Y, B) phases.          
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2897061, IEEE
Transactions on Power Electronics
4 
 
Typically, multilevel inverters requires a higher dc-link voltage which is up to two times the peak of the ac voltage 
output. Fig. 3 and Table I summarizes the magnitude and level of the output voltage in p.u. of some of the topologies of 
Fig. 2 for a given dc-link voltage (𝑉𝐷𝐶 = 1 𝑝. 𝑢. ). It shows that dc-link voltage utilization is increased by moving from 
mid-point clamped topologies (≤50% in Fig. 2 (a, b, c, g, and h)) to hybrid clamped topologies (≤75% in Fig. 2 (f)). For 
many applications (e.g. a grid-connected PV system), these circuits may require an additional front-end boost dc-dc 
converter, or string of series-connected PV modules to raise the dc-link voltage (e.g. up to 800 V for connection to a 400 V 
grid). Examples of the front-end dc-link supply for some of the common multilevel converters are given in Fig. 4. In general, 
these multi-stage power conversion approaches reduce system efficiency and reliability, whilst increasing the size and cost 
of the system. In the case of a PV system, the additional boost stage can be eliminated by connecting PV modules in series 
strings to produce a higher dc-link voltage, however this potentially reduces energy yield due to mismatch between the 
modules (e.g. as a result of shading) which will tend to offset the improved converter efficiency. Therefore, a single-stage 
dc-ac power converter with boost capabilities offers an interesting alternative compared to two-stage approach [13].  
θ
2π π 
0
Level     
Conventional
Proposed
Mid-point clamped           Hybrid active-clamped
+1/6
+1/3
+1/2
-1/6
-1/3
-1/2
+1/4
+1/2
+3/4
-1/4
-1/2
-3/4
+1/4
+1/2
+1
-1/4
-1/2
-1
TABLE I
DIFFERENT 7-LEVEL INVERTERS AND ITS OUTPUT VOLTAGE LEVELS (P.U.).
(Fig. 2 (a, b, c, g, h)) (Fig. 2 (f)) (Fig. 4 (a)) 
V1
V2
V3
V4
V5
V6
V1
V2
V3
V4
V5
V6
U
X
0
 (
p
.u
.)
(Fig. 2 (e)) 
+1/6
+1/3
+1/2
-1/6
-1/3
-1/2
(Fig. 2 (d)) 
+1/4
+1/2
+1
-1/4
-1/2
-1
 
Fig. 3. Output voltage levels of different seven-level inverter topologies (for  𝑉𝑑𝑐−𝑙𝑖𝑛𝑘 = 𝑉𝐷𝐶 = 1 𝑝. 𝑢. ). 
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Fig. 4. Examples of front end dc-link supply for some of the common multilevel converters: (a) using a front-end step-up dc-dc converter, when  𝑉𝑖𝑛 <
𝑉𝑑𝑐−𝑙𝑖𝑛𝑘, (b) connecting PV modules in series (string), where, 𝑉𝑑𝑐−𝑙𝑖𝑛𝑘 = ∑𝑉𝑃𝑉𝑛, (c) using a line frequency step-up transformer at the output, when  𝑉𝑖𝑛 <
𝑉𝑑𝑐−𝑙𝑖𝑛𝑘, (d) using a multi-winding transformer and diode-bridge (multi-pulse) or active-rectifier for CHB (isolated) and some hybrid topologies (isolated 
or non-isolated). 
 
The ANPC and some hybrid topologies, which combine the concept of NPC, FC and/or CHB have received more 
attention in recent times for medium power applications as they retain most of the advantages of the parent topologies [8]- 
[9], [12], [14] and [22]-[23]. However, they still require a large number of active and passive components and a higher dc-
link voltage as shown in Fig. 3 and Fig. 4. These disadvantages present a challenge in terms of developing a new power 
circuit which is more attractive than the classical topologies in terms of the number of components and dc-link voltage 
requirements. Considering this aspect, a novel eight-switch seven-level boost-ANPC inverter (7L-Boost-ANPC) is 
investigated  in this paper and discussed for general-purpose applications (e.g. rolling mills, fans, pumps, marine appliances, 
mining, traction, and a grid-connected renewable energy, etc.), which reduces the dc-link voltage requirement to half of the 
conventional multilevel inverter family, whilst reducing both active and passive components.  
The paper is organized as follows: Section II presents the concept and analysis of the 7L-ABNPC followed by its 
principle of operation in Section III. A comprehensive comparison with design rules and components selection are presented 
in Section IV. Simulations and experimental results of the 2.2 kVA single-phase prototype are finally provided in Section 
V for verification, and the paper is concluded in Section VI.    
II. CIRCUIT DESCRIPTION 
The phase leg of the new seven-level boost-ANPC inverter consists of eight power switches and four capacitors. A 
schematic of the phase-leg of the inverter is shown in Fig. 5(a), where SX1, SX2, …, SX8 (X ∈ (R, Y, B) phases) are the 
switching devices. The corresponding modulating and switching signals are shown in Fig. 5 (b).  Among the eight switches, 
two switches (SX3 & SX8) are devices with a bipolar voltage blocking capability and unipolar controllability, e.g. a reverse 
blocking IGBT (RB-IGBT) or an IGBT/MOSFET with a series diode, and the other six (SX1, SX2, SX4, SX5, SX6 and SX7) are 
standard reverse-conducting unipolar voltage devices, such as a MOSFET/IGBT. Similar to the conventional 7L-NPC, 7L-
ANPC and 7L-FC topologies, the dc-link consists of two series-connected capacitors C1 and C2, whose rated voltages is 
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2897061, IEEE
Transactions on Power Electronics
6 
 
half the dc-link voltage. The combination of switches SX1, SX4 and SX5 or SX2, SX6, SX7 form bidirectional current carrying 
paths, which connects the AC terminal to the dc-link mid-point “0” (DC neutral point). The flying capacitor CF1 charges to 
Vdc through SX3 and SX8 in every switching cycle from the input supply Vdc to create a full virtual dc-bus for the 3rd level 
(0.5Vdc to Vdc or -0.5Vdc to -Vdc) in the output voltage waveform before the filter. Similarly, the flying capacitor CF2 charges 
to 0.25Vdc through SX3, SX4 and SX6 in positive cycle and through SX5, SX7 and SX8 in the negative cycle to create the 1st and 
2nd levels (0 to 0.25Vdc or 0 to -0.25Vdc and 0.25Vdc to 0.5Vdc or -0.25Vdc to -0.5Vdc). Under ideal operation, the proposed 
inverter has seven output voltage levels: ±Vdc, ±Vdc/2, ±Vdc/4, and 0. The corresponding phase and line voltages in a three-
phase configuration are illustrated in Fig. 6(a) & (b). To make further analysis and comparison, Vdc is defined as the dc-
link voltage of the proposed 7L ABNPC, and VDC is the dc-link voltage of the conventional 7L-NPC, 7L-ANPC and 7L-
FC topologies, where 𝑉𝑑𝑐 = 𝑉𝐷𝐶 2⁄ .   
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Fig. 5. A phase leg of the proposed 7L-Boost-ANPC inverter with gate signal for four switches. Here X ∈ (R, Y, B) phases. 
 
Some of the prominent features of the new eight-switch seven-level ANPC inverter includes: 
1) A reduction in the number of components (both active and passive) compared to equivalent circuits. Only eight 
active switches are used per-phase.  
2) Full utilization of the dc-link voltage of the dc-link voltage compared to the traditional NPC, ANPC and FC 
inverter families.  
3) The voltage stress on switches are the same as the conventional NPC, ANPC and FC inverter families, i.e. the 
maximum voltage stress on each switch is 𝑉𝑑𝑐 = 𝑉𝐷𝐶 2⁄ . 
4) The voltage stress on the dc-link capacitor is halved, which reduces the size and Equivalent Series Resistance 
(ESR) of the capacitor. 
5) The inverter can operate at any power factor (leading/lagging), which in grid applications can be used to provide 
reactive power support, for example. 
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Fig. 6. Proposed seven-level three-phase inverter circuit illustrating its output phase voltage (𝑈𝑅0) and line voltage (𝑈𝑅𝑌).  
 
 
III. OPERATING MODES AND MODULATION STRATEGY 
A. Unity power factor operation 
The operation of the inverter for positive real power flow (DC to AC) consists of ten switching states which generate 
the seven-level voltage at the output using the capacitor voltages. Considering a dc-link voltage of  𝑉𝑑𝑐, each dc-link 
capacitor voltage is maintained at an average of  0.5 𝑉𝑑𝑐 , the voltage of the capacitor 𝐶𝐹1 is maintained at 𝑉𝑑𝑐 and 𝐶𝐹2 is 
maintained at 0.25 𝑉𝑑𝑐. The active switches (𝑆𝑋1 and  𝑆𝑋2) of the converter clamp to the neutral point to ensure the equal 
voltage sharing between the main switches (𝑆𝑋3 – 𝑆𝑋6) and create additional zero-voltage switching states. The converter 
switching states are shown in Fig. 7 (state A to J) and are accompanied by the corresponding current paths. The output 
voltage level, corresponding switching states and current through CF1 & CF2 are listed in Table II. The output current is 
defined as ix, and Uxo represents the output voltage with reference to the neutral point. Fig. 8 shows a PWM modulation 
scheme for the proposed inverter in unity power factor operation with six carriers and one reference signal that are used 
to generate the appropriate gating signals (Level Shifted-PWM) for one phase of the inverter. The capacitor CF1 charges 
through the dc-link voltage in states A, D, F, and I, and discharges to the load in the remaining states. These charging and 
discharging states are uniformly distributed over the power cycle and can be switched at every switching cycles to 
maintain the capacitor CF1 voltage at Vdc [24]. Similarly, there are two pairs of redundant switching states in the ±1 & ±2 
levels (States A and B in +1 & +2) and (States F and G in -1 & -2) which have an equal and opposite impact on CFC2 
voltage. The effect of redundant switching states in both ±1 & ±2 levels on the CF2 voltage is opposite. As a result, 
regulation of CF2 voltage in both levels can be achieved by proper selection of redundant switching states. To keep the 
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voltage of CF2 balanced, the sign of the output current ix and the actual value of CF2 voltage can be used to decide which 
redundant switching state to select. 
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Fig. 7. Ten switching states for the 7L-ABNPC inverter: (a) State A: +1, (b) State B: +1, (c) State C: 0, (d) State D: +2, (e) State E: +3, (f) State F: -1, 
(g) State G: -1, (h) State H: 0, (i) State I: -2, (j) State J: -3 (red dotted-line represents the active current path, and violet dotted-line represents CF1 
charging current path). 
 
TABLE II 
 SWITCHING STATES OF THE PROPOSED 7-LEVEL INVERTER. 
Switching  Output Voltage           Impact to Impact to 
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 States Level           (Uxo) SX1 SX2 SX3 SX4 SX5 SX6 SX7 SX8 iCF1 iCF2     VCF1      VCF2 
A 
 
  2 
+¼Vdc 0 0 1 1 0 1 0 1 icf ix ↑          ↑ 
B +¼Vdc 0 1 0 0 1 0 1 0 0 -ix −          ↓ 
C   1 0 1 0 0 1 1 0 0 0 0 0 − − 
D   3 +½Vdc 0 0 1 1 1 0 0 0 icf 0 ↑ − 
E   4 +Vdc 0 1 0 1 1 0 0 0 ix 0 ↓ − 
F 
 
  5 
-¼Vdc 0 0 1 0 1 0 1 1 icf ix ↑          ↑ 
G -¼Vdc 1 0 0 1 0 1 0 0 0 -ix −          ↓ 
H   1 0 0 1 0 0 0 1 1 0 0 0 − − 
I   6 -½Vdc 0 0 1 0 0 1 1 1 icf 0 ↑ − 
J   7 -Vdc 1 0 0 0 0 1 1 0 -ix 0 ↓ − 
       Note: “−” means no impact; “↓” means decrease; “↑” means increase. 
ACBC DADB ED BDAD CBCA FHGH FIGI JI IGIF HGHF
Vdc
0
0
½Vdc
-Vdc
¼Vdc
-½Vdc
-¼Vdc
t0 t1 t2 t3 t4 t6 t7t5 t8 t9 t10
4Ac
-4Ac
-Ac
Ac
2Ac
-2Ac
Vtr1
Vtr2
Vtr3
Vtr4
Vtr5
Vtr6
Vref
θ2θ1 θ3 θ4 π θ6 θ7 θ8 θ9 2π 
 
Fig. 8. Level Shifted PWM (LS-PWM) of the 7L-ABNPC inverter showing voltage level and corresponding switching states. 
 
From Fig. 8, the modulation index M is defined as: 
M =
𝑉𝑟𝑒𝑓,𝑚𝑎𝑥
4𝐴𝑐
                                                                                (1) 
where, 𝑉𝑟𝑒𝑓,𝑚𝑎𝑥  is the maximum amplitude value of the reference waveform 𝑉𝑟𝑒𝑓 = 4𝐴𝑐 sin(2𝜋𝑓𝑟𝑒𝑓𝑡) and 𝐴𝑐 is the 
amplitude of the carrier waveform. At 𝑡 = 𝑡1, 𝑉𝑟𝑒𝑓 = 𝐴𝑐 and 𝑡 = 𝑡2, 𝑉𝑟𝑒𝑓 = 2𝐴𝑐. Using this, the time 𝑡1 and 𝑡2 and 
corresponding angle 𝜃1and 𝜃2 can be calculated as:  
𝑡1 =
𝑠𝑖𝑛−1(
1
4
) 
2𝜋𝑓𝑟𝑒𝑓
   ⟺ 𝜃1 = 𝑠𝑖𝑛
−1 (
1
4
)                                                                     (2) 
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𝑡2 =
𝑠𝑖𝑛−1(
1
2
)
2𝜋𝑓𝑟𝑒𝑓
 ⟺  𝜃2 = 
𝜋
6
                                                                                   (3) 
where 𝑓𝑟𝑒𝑓  is the frequency of the reference waveform.  
Using (2) and (3), 𝜃3, 𝜃4, …, 𝜃9 can also be calculated, as 𝜃3 =  𝜋 − 𝜃2, 𝜃4 =  𝜋 − 𝜃1, 𝜃6 =  𝜋 + 𝜃1, 𝜃7 =  𝜋 + 𝜃2,  
𝜃8 =  2𝜋 − 𝜃2, 𝜃9 =  2𝜋 − 𝜃1 from which  𝑡3, 𝑡4, …, 𝑡10 can be calculated as and when necessary. 
Using the above conduction time and angle, switching pattern for each voltage level are discussed in details as below: 
i) Level +𝑽𝒅𝒄 𝟒⁄   [𝒕𝟎 ≤ 𝒕 ≤  𝒕𝟏 and 𝒕𝟒 ≤ 𝒕 ≤  𝒕𝟓 or 𝟎 ≤ 𝜽 ≤  𝜽𝟏 and 𝜽𝟒  ≤ 𝜽 ≤  𝝅]: To keep the voltage of CF2 at 
+𝑉𝑑𝑐 4⁄  in the +1 level, switching states ACBC… from 𝑡0 ≤ 𝑡 ≤  𝑡1, and switching states CBCA… from 𝑡4 ≤ 𝑡 ≤  𝑡5 are 
used. When the output current is positive and the measured voltage of CF2 is lower than its reference value, then states B 
and F are chosen to charge CF2. In this way, the CF2 voltage can be balanced at the reference value. The redundant switching 
states helps to balance the CF2, whilst clamping the CF2 to Vdc for the next higher voltage level (Level +2).  
In level +1, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
𝑈𝑋0 = {
𝑉𝐶1 − 𝑉𝐶𝐹2 =
1
2
𝑉𝑑𝑐 −
1
4
𝑉𝑑𝑐 = +
1
4
𝑉𝑑𝑐 , State A
0, State C
𝑉𝐶𝐹2 = +
1
4
𝑉𝑑𝑐 , State B
                                                (4) 
ii) Level +𝑽𝒅𝒄 𝟐⁄   [𝒕𝟏 ≤ 𝒕 ≤  𝒕𝟐 and 𝒕𝟑 ≤ 𝒕 ≤  𝒕𝟒 or 𝜽𝟏 ≤ 𝜽 ≤  𝜽𝟐 and 𝜽𝟑  ≤ 𝜽 ≤  𝜽𝟒]: Similarly in level +𝑉𝑑𝑐 2⁄   
from 𝑡1 ≤ 𝑡 ≤  𝑡2  and  𝑡3 ≤ 𝑡 ≤  𝑡4, the voltage across CF2 is maintained constant by appropriately choosing the redundant 
states A and B in combination with switching state D. Hence, switching states DADB… and BDAD… maintains the voltage 
of CF2 at  +𝑉𝑑𝑐 4⁄ , whilst producing the +2 level at the output. The continuation of State A in every alternate switching 
cycle also helps to clamp the capacitor CF1 to Vdc for the next higher voltage level (Level +3).  
In level +2, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
𝑈𝑋0 =
{
 
 
 
 𝑉𝐶1 − 𝑉𝐶𝐹2 =
1
2
𝑉𝑑𝑐 −
1
4
𝑉𝑑𝑐 = +
1
4
𝑉𝑑𝑐 , State A
𝑉𝐶1 = +
1
2
𝑉𝑑𝑐 , State D
𝑉𝐶𝐹2 = +
1
4
𝑉𝑑𝑐 , State B
                                                (5) 
iii) Level +𝑽𝒅𝒄  [𝒕𝟐 ≤ 𝒕 ≤  𝒕𝟑 or 𝜽𝟐 ≤ 𝜽 ≤  𝜽𝟑]: Voltage level +3 (+𝑉𝑑𝑐) from 𝑡2 ≤ 𝑡 ≤  𝑡3 can be generated by 
appropriately switching States E and D. In every switching cycle the CF1 is clamped to the dc-link voltage, which keeps the 
phase voltage  𝑈𝑋0 = 𝑈𝑋0,𝑚𝑎𝑥 = +𝑉𝑑𝑐 . The range of the voltage fluctuation in CF1 in level ±3, is determined by its 
capacitance, charging/discharging period, and load (magnitude and type of the load). Considering these factors in design 
(Section IV(B)), the voltage ripples on the capacitor should be limited to ≤ 10% of the VCF1.  
In level +3, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
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𝑈𝑋0 = {
𝑉𝐶1 = +
1
2
𝑉𝑑𝑐 , State D
𝑉𝐶𝐹1 = +𝑉𝑑𝑐 , State E
                                                         (6) 
iv) Level −𝑽𝒅𝒄 𝟒⁄   [𝒕𝟓 ≤ 𝒕 ≤  𝒕𝟔 and 𝒕𝟗 ≤ 𝒕 ≤  𝒕𝟏𝟎 or 𝝅 ≤ 𝜽 ≤  𝜽𝟔 and 𝜽𝟗  ≤ 𝜽 ≤ 𝟐 𝝅]: Similar to level +1, the 
voltage across CF2 is maintained at +𝑉𝑑𝑐 4⁄  in -1 level using the redundant switching states F and G. Hence, switching 
states FHGH… from  𝑡5 ≤ 𝑡 ≤  𝑡6, and switching states HGHF… from 𝑡9 ≤ 𝑡 ≤  𝑡10 appropriately balance the voltage of 
CF2 at the reference level.  
In level -1, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
𝑈𝑋0 =
{
 
 
 
 −𝑉𝐶2 + 𝑉𝐶𝐹2 = −
1
2
𝑉𝑑𝑐 +
1
4
𝑉𝑑𝑐 = −
1
4
𝑉𝑑𝑐 , State F
0 = +
1
2
𝑉𝑑𝑐 , State H
−𝑉𝐶𝐹2 = −
1
4
𝑉𝑑𝑐 , State G
                                                (7) 
v) Level −𝑽𝒅𝒄 𝟐⁄   [𝒕𝟔 ≤ 𝒕 ≤  𝒕𝟕 and 𝒕𝟖 ≤ 𝒕 ≤  𝒕𝟗 or 𝜽𝟔 ≤ 𝜽 ≤  𝜽𝟕 and 𝜽𝟖  ≤ 𝜽 ≤  𝜽𝟗]: The switching states FIGI… 
from 𝑡6 ≤ 𝑡 ≤  𝑡7 and IGIF… from 𝑡8 ≤ 𝑡 ≤  𝑡9  maintains CF2 voltage at  +𝑉𝑑𝑐 4⁄ , whilst producing -2 level at the output. 
The continuation of State I in every alternate switching cycle also helps to clamp CF1 to Vdc for the next lower voltage level 
(Level -3).  
In level -2, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
𝑈𝑋0 =
{
 
 
 
 −𝑉𝐶2 + 𝑉𝐶𝐹2 = −
1
2
𝑉𝑑𝑐 +
1
4
𝑉𝑑𝑐 = −
1
4
𝑉𝑑𝑐 , State F
−𝑉𝐶2 = −
1
2
𝑉𝑑𝑐 = +
1
2
𝑉𝑑𝑐 , State I
−𝑉𝐶𝐹2 = −
1
4
𝑉𝑑𝑐 , State G
                                                (8) 
vi) Level −𝑽𝒅𝒄  [𝒕𝟕 ≤ 𝒕 ≤  𝒕𝟖  or 𝜽𝟕 ≤ 𝜽 ≤  𝜽𝟖 ]: Switching States J and I from 𝑡7 ≤ 𝑡 ≤  𝑡8 are alternately switched 
to generate -3 level, whilst clamping the voltage of CF1 to 𝑉𝑑𝑐.  
In level -3, the constituent of the phase voltage (𝑈𝑋0) can be expressed as: 
𝑈𝑋0 = {
−𝑉𝐶2 = −
1
2
𝑉𝑑𝑐 , State J
−𝑉𝐶𝐹1 = −𝑉𝑑𝑐 , State I
                                                                            (9) 
B. Non-unity power factor operation 
The operation of the inverter in the reactive mode is shown in Fig. 9, where the polarity of the output voltage and 
current (𝑣𝑔, 𝑖𝑎𝑐) are opposite for φ > arcsin(1/2) . Regions II and IV belong to the positive power regions (𝑣𝑔 and 𝑖𝑎𝑐  
have same polarity), while Regions I and III are negative power regions (𝑣𝑔 and 𝑖𝑎𝑐  have opposite polarity). The 
commutation of switches in the negative power region are illustrated in Fig. 10. These are not special or additional switching 
states on the top of the ten switching states as discussed in unity power factor condition (Fig. 7), but they are natural 
commutation states created by the polarity and direction of the output voltage and current respectively. A pink coloured 
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switching device indicates it is the principal current carrying device, grey coloured device indicates that the device is off 
(𝑣𝑔𝑠 = 0) and blue color indicates the device is naturally turned-off (𝑣𝑔𝑠 = 1). 
vg
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t0 t1 t2 t3 t4 t6 t7t5 t8 t9 t10
θ2θ1 θ3 θ4 π θ6 θ7 θ8 θ9 2π 
LE BDAD CBCA HGHM GNMN JINJ HIFI HGHF
φ
0
0
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0
-Vdc
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P     +ve  
vg    -ve
iac     -ve  
P     +ve  
 
Fig. 9. Non-unity power factor operation of the inverter illustrating its waveforms and switching pattern.  
Here SX3 and SX8 are unidirectional switches with bipolar voltage capability, but this does not limit the reactive power 
capability of the inverter. When 𝑣𝑔 is positive and 𝑖𝑎𝑐  is negative, the current freewheels through anti-parallel diode of SX4 
turning State A (+1 in Fig. 7) to State K (+1 in Fig. 10), where SX3 is naturally turned off by the direction of load current. 
The current free wheels through anti-parallel diode of SX4 and of SX5 in State L (+2 in Fig. 10), which previously flowed 
through the main switches (SX4 and SX5) in State D (+2 in Fig. 7). Similarly, State F and State I transform to State M and 
State N respectively when 𝑣𝑔 is negative and 𝑖𝑎𝑐  is positive. Irrespective of polarity of 𝑣𝑔 and  𝑖𝑎𝑐 , switches SX1, SX4 and 
SX5 or SX2, SX6 and SX7 forms a bidirectional current path during the zero voltage state, which is common in both unity 
power factor and non-unity power factor modes of operation. 
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Fig. 10. Commutating states of inverter in non-unity power factor operation (a) State K, and (b) State L, (c) State M, and (d) State N.  
During non-unity power factor operation, the redundant commutation states with respective phase voltage (𝑈𝑋0) can 
be expressed as: 
𝑈𝑋0 =
{
 
 
 
 −𝑉𝐶2 + 𝑉𝐶𝐹1 − 𝑉𝐶𝐹2 = −
1
2
𝑉𝑑𝑐 + 𝑉𝑑𝑐 −
1
4
𝑉𝑑𝑐 = +
1
4
𝑉𝑑𝑐 , State K
−𝑉𝐶2 + 𝑉𝐶𝐹1 = −
1
2
𝑉𝑑𝑐 + 𝑉𝑑𝑐 = +
1
2
𝑉𝑑𝑐 , State L
𝑉𝐶1 − 𝑉𝐶𝐹1 + 𝑉𝐶𝐹2 =
1
2
𝑉𝑑𝑐 − 𝑉𝑑𝑐 +
1
4
𝑉𝑑𝑐 = −
1
4
𝑉𝑑𝑐 , State M
𝑉𝐶1 − 𝑉𝐶𝐹1 =
1
2
𝑉𝑑𝑐 − 𝑉𝑑𝑐 = −
1
2
𝑉𝑑𝑐 , State N
                       (10) 
The overall operation of the inverter in both unity and non-unity power factor conditions is illustrated in Fig. 11. From 
this, it can be concluded that the inverter has a full reactive power capability without any special considerations, such as 
special modulation techniques or switch arrangements for non-unity power factor operation.  
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Fig. 11. Overall operation of the inverter illustrating its switching and commutation states during different power factor angles                                    
(𝜑 = 0, 𝜑 < arcsin(1/4), and  𝜑 > arcsin(1/4)).  
 
 
IV. COMPARATIVE SUMMARY AND DESIGN GUIDELINES 
A. Comparison with different conventional topologies 
A comparative summary of the some of the key features of the proposed 7L inverter with the conventional 7L 
topologies is presented in Table III. The parameters and numbers of components included are for one phase leg only. The 
total semiconductor count includes all diodes (antiparallel and/or series), MOSFETs and IGBTs in the topology. For 
example, the total semiconductor count in the proposed topology is 18, which includes 2 RB-IGBTs or 2 MOSFETs with 
series diode (2 IGBTs + 2 body diodes or 2 MOSFETs + 2 series diodes and 2 body diodes) + 6 MOSFETs (6 MOSFETs 
+ 6 anti-parallel diodes). The reduction in number of active switches to eight and the dc-link voltage requirement by 50% 
in the proposed 7L-ABNPC is the notable contribution compared to traditional NPC, ANPC and FC inverter family. In 
addition, it does not require any additional power circuitry, i.e., transformers, rectifiers, and/or isolated dc sources for the 
dc-link capacitors as used in CHB [3], [5], [7], [8], [20] and some hybrid topologies [2], [20].  Table IV presents a 
comparative summary of the proposed 7L inverter with the conventional 7L-inverter topologies in terms of voltage stress 
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across major components. Here, 𝑉𝑑𝑐 is the dc-link voltage of the proposed 7L ANPC, and 𝑉𝐷𝐶 is the dc-link voltage of the 
conventional 7L-converter topologies, where  𝑉𝑑𝑐 = 𝑉𝐷𝐶 2⁄ . It is evident that the voltage stress on the switch in the proposed 
topology is same or less than the conventional topologies. Further, the voltage stress on the dc-link capacitor is reduced by 
50% compared to conventional topologies with mid-point grounding. Hence, considering the number of components and 
device stress, the proposed converter uses least number of components with low voltage stress, which comparatively reduce 
the overall system design cost. 
TABLE III 
COMPARATIVE SUMMARY OF THE PROPOSED 7L-BOOST ANPC WITH THE CONVENTIONAL 7L-INVERTER TOPOLOGIES (PER PHASE) IN TERMS OF 
NUMBER OF COMPONENTS AND DC-LINK VOLTAGE REQUIREMENTS. 
Parameters Proposed Fig. 1(a) Fig. 1(b) Fig. 1(c) Fig. 1(d) Fig. 1(e) Fig. 1(f) Fig. 1(g) Fig. 1(h) 
No. of Active Switches 8 18 12 10 12 10 14 14 10 
No. of Capacitors 4 6 7 4 6 4 5         7 3 
DC- link voltage required for the 
same output voltage (3-ph out) 
 
Vdc =½ VDC 
 
VDC 
 
VDC 
 
VDC 
 
½ VDC 
 
VDC 
 
¾VDC 
 
VDC 
 
VDC 
 
TABLE IV 
SUMMARY OF VOLTAGE STRESS ON MAJOR COMPONENTS  OF THE PROPOSED 7L-BOOST ANPC WITH THE CONVENTIONAL 7L-INVERTER 
TOPOLOGIES. 
Device Fig. 1(b) Fig. 1(c) Fig. 1(d) Fig. 1(e) Fig. 1(f) Fig. 1(g) Fig. 1(h) Proposed 
 (Fig. 5(a) 
SX1 1
2
 VDC 
1
2
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
2
 VDC 
1
2
 VDC 
1
2
 VDC 
SX2 1
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
2
 VDC 
1
2
 VDC 
1
2
 VDC 
SX3 1
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
6
 VDC 
1
2
 VDC ±
1
4
 VDC 
SX4 1
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
6
 VDC 
1
2
 VDC 
3
8
 VDC 
SX5 1
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
6
 VDC 
1
2
 VDC 
1
8
 VDC 
SX6 5
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
6
 VDC 
1
3
 VDC 
1
6
 VDC 
1
2
 VDC 
1
8
 VDC 
SX7 5
6
 VDC 
1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
6
 VDC 
1
6
 VDC 
1
4
 VDC 
3
8
 VDC 
SX8 1
6
 VDC 
1
2
 VDC 
1
3
 VDC 
1
6
 VDC 
1
6
 VDC 
1
6
 VDC 
1
4
 VDC ±
1
4
 VDC 
SX9 1
6
 VDC 
1
2
 VDC 
1
3
 VDC 
1
6
 VDC 
1
6
 VDC 
1
6
 VDC 
1
4
 VDC − 
SX10 1
6
 VDC 
1
2
 VDC 
1
3
 VDC 
1
6
 VDC 
1
6
 VDC 
1
6
 VDC 
1
4
 VDC − 
SX11 1
6
 VDC − 
1
3
 VDC − 
1
6
 VDC 
1
6
 VDC − − 
SX12 1
2
 VDC − 
1
3
 VDC − 
1
6
 VDC 
1
6
 VDC − − 
SX13 − − − − 1
6
 VDC 
1
6
 VDC − − 
SX14 − − − − 1
6
 VDC 
1
6
 VDC − − 
C1 1
2
 VDC 
1
2
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
2
 VDC 
1
2
 VDC 
1
4
 VDC 
C2 1
2
 VDC 
1
2
 VDC 
1
3
 VDC 
1
3
 VDC 
1
3
 VDC 
1
2
 VDC 
1
2
 VDC 
1
4
 VDC 
C3 − − 1
3
 VDC 
1
3
 VDC 
1
3
 VDC − − − 
Cf1 1
6
 VDC 
1
3
 VDC 
1
3
 VDC 
1
6
 VDC 
1
6
 VDC 
1
6
 VDC 
1
4
 VDC 
1
2
 VDC 
Cf2 1
3
 VDC 
1
3
 VDC 
1
3
 VDC − 
1
6
 VDC 
1
3
 VDC − 
1
8
 VDC 
Cf3 1
2
 VDC − 
1
3
 VDC − − 
1
2
 VDC − − 
Cf4 2
3
 VDC − − − − 
1
3
 VDC − − 
Cf5 5
6
 VDC − − − − 
1
6
 VDC − − 
B. Design Guidelines 
The voltage and current ratings of the active switches and diodes can be deduced from Table IV. However, to retain 
a comfortable safety margin, voltage and current ratings of the selected power devices should therefore be set at 150% of 
their theoretically calculated values.   
0885-8993 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2897061, IEEE
Transactions on Power Electronics
16 
 
It should also be noted that the switches in the capacitor-charging path (SX3 and SX8) are burdened by the charging 
current and the load current. The charging current depends on the duty cycle 𝑑(𝑡) of the referred switch in the current path, 
load current 𝑖𝑎𝑐(t) and 𝛿, where 
𝑑(𝑡) = 𝑀 sin (𝜔𝑡) ,                                                                             (11) 
and 𝑖𝑎𝑐(t) = 𝐼𝑎𝑐,𝑚𝑎𝑥sin (𝜔𝑡) ,                                                                      (12) 
and  𝛿 = 𝐶𝐹𝐶1/𝐶𝐷𝐶 .                                                                                  (13) 
Here, 𝐶𝐷𝐶 = 𝐶1 = 𝐶2  is the dc-link capacitance of the circuit and is calculated considering the permissible voltage 
ripple across the dc-link (ΔVdc) as 
 𝐶𝐷𝐶,𝑚𝑖𝑛 ≥
𝐼𝑑𝑐
2𝑓𝑠𝛥𝑉𝑑𝑐,𝑚𝑎𝑥
 .                                                                         (14) 
From (13) and (14), the minimum required 𝐶𝐹𝐶1 can be calculated as  
𝐶𝐹𝐶1,𝑚𝑖𝑛 ≥
𝛿𝑉𝑑𝑐
2𝑓𝑠𝑅𝑜 𝛥𝑉𝑑𝑐,𝑚𝑎𝑥
 ,                                                                        (15) 
where, 𝑓𝑠 is the switching frequency, 𝑅𝑜  is the load resistance and 𝛥𝑉𝑑𝑐,𝑚𝑎𝑥  is the allowable voltage ripple into 
consideration.  
TABLE IV 
SUMMARY OF VOLTAGE AND CURRENT STRESS OF THE PROPOSED TOPOLOGY. 
Switches Voltage Stress Current Stress 
SX1 +Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
SX2 +Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
 
SX3 
 
±0.5 Vdc   
≈ [
𝑀
1 −𝑀
1 + 𝛿
1 + 2𝛿
+ 1] 𝐼𝑎𝑐,𝑚𝑎𝑥 
SX4 +0.75Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
SX5 +0.25Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
SX6 +0.25Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
SX7 +0.75Vdc ≈ (𝐼𝑎𝑐,𝑚𝑎𝑥  +  ∆𝑖𝑎𝑐) 
 
SX8 
 
±0.5 Vdc   
≈ [
𝑀
1 −𝑀
1 + 𝛿
1 + 2𝛿
+ 1] 𝐼𝑎𝑐,𝑚𝑎𝑥 
The current stress on CFC1 can be calculated as 
𝑖𝐹𝐶,𝑚𝑎𝑥 ≈
𝑀
1−M
1+𝛿
1+2𝛿
𝐼𝑎𝑐,𝑚𝑎𝑥 .                                                                (16) 
where 𝐼𝑎𝑐,𝑚𝑎𝑥 is the maximum amplitude of the load current. The charging current through SX3 and SX8 not only depends 
on the load, but also on 𝑀 and 𝛿. The current stress reduces with lower M and higher  𝐶𝐹𝐶  values. However, small M (𝑀 <
0.8) reduces the dc-link voltage utilization factor and large 𝐶𝐹𝐶  (𝛿 > 4) increases the cost and size of the capacitor. As a 
result, a compromise should be made between minimizing current stress in SX3 and SX8 and maximizing dc-link voltage 
utilization (which will reduce the cost and size of the flying capacitor in the circuit).  
Since, the flying capacitor CF1 charges in both positive and negative cycle and also in both +1 and +2 levels or -1 and 
-2 levels. This helps to distribute the charging current throughout the power cycle. A small inductor Ls in the range of 10 
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nH - 1 µH (such as Coilcraft SER2000 Series High Current Shielded Power Inductors) may also be inserted in the circuit 
in order to limit the current due to instantaneous voltage difference with the dc-link [16]. Hence, with appropriately chosen 
M, δ and Ls (0.8 ≤ M ≤ 0.95, 1 ≤ 𝛿 ≤ 4, and 10 nH ≤ 𝐿𝑠 ≤ 1 μH), the current on the relevant switches in the charging 
current path is approximately estimated to be between 2.5𝐼𝑎𝑐,𝑚𝑎𝑥 to 4𝐼𝑎𝑐,𝑚𝑎𝑥. This is generally the case for most boost type 
converters.   
Fig. 12 illustrates the detailed switching pattern of the inverter in +1 and +2 levels showing the charging and 
discharging of CF2. The redundant switching states A (+1) & B (+1) and F (-1) and G (-1) helps to balance the voltage of 
CF2 to Vdc/4. The charging time (𝑡𝑐) of CF2 can be written as: 
𝑡𝑐 = {
=
𝑀 𝑆𝑖𝑛(𝜃)
𝑓𝑠/2
, 𝑀 𝑆𝑖𝑛(𝜃) ≤
1
4
 
=
1−𝑀 𝑆𝑖𝑛(𝜃)
𝑓𝑠/2
, 𝑀 𝑆𝑖𝑛(𝜃) ≥
1
4
                                                                    (17) 
From (17), the voltage ripple of CF2 can be calculated as: 
∆𝑉𝐶𝐹2 =
∆𝑄𝐹1
𝐶𝐹2
=
𝐼𝑎𝑐,𝑚𝑎𝑥 𝑆𝑖𝑛(𝜃)𝑡𝑐
𝐶𝐹1
                                                                        (18) 
Using (17) and (18), this voltage ripple can be calculated in terms of 𝐼𝑎𝑐,𝑚𝑎𝑥 , 𝑓𝑠, and M as: 
∆𝑉𝐶𝐹2 = {
=
𝐼𝑎𝑐,𝑚𝑎𝑥 𝑀 𝑆𝑖𝑛
2(𝜃)
𝐶𝐹2𝑓𝑠/2
, 𝑀 𝑆𝑖𝑛(𝜃) ≤
1
4
 
=
𝐼𝑎𝑐,𝑚𝑎𝑥[𝑆𝑖𝑛(𝜃)−𝑀 𝑆𝑖𝑛
2(𝜃)]
𝐶𝐹2𝑓𝑠/2
, 𝑀 𝑆𝑖𝑛(𝜃) ≥
1
4
                                             (19) 
The charging time (𝑡𝑐) and the capacitor voltage ripple (∆𝑉𝐶𝐹1) functions are increasing from 0 ≤ 𝜃 ≤  arcsin(1/4) 
and is decreasing from  arcsin(1/4) ≤ 𝜃 ≤ arcsin(1/2). The magnitude of ∆𝑉𝐶𝐹2 reaches its maximum when  sin(𝜃) =
1/4𝑀. Using this condition, the minimum value of 𝐶𝐹2 can be calculated as: 
𝐶𝐹2,𝑚𝑖𝑛 ≥ 
3𝐼𝑎𝑐,𝑚𝑎𝑥 
8𝑓𝑠𝑀∆𝑉𝐶𝐹2
                                                                      (20) 
It is worth noting that the maximum voltage ripple occurs when the load is purely resistive. Once the capacitance is 
determined under purely resistive conditions, the voltage ripple and hence the required capacitance will be smaller for a 
reactive load.  
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Fig. 12. Illustration of charging/discharging and control of the capacitor CF2 voltage. 
 
TABLE V 
  PARAMETERS AND COMPONENTS USED FOR SIMULATION AND EXPERIMENT. 
 
Description Value/Parameter Used 
Input Voltage (𝑉𝑑𝑐) 400 V 
Output voltage  (𝑣𝑎𝑐) 230 V 
Power Rating  (𝑃𝑂) 2.2 kVA 
Carrier frequency ( 𝑓𝑠) 15 kHz 
Line frequency (𝑓) 50 Hz 
dc-link capacitor (𝐶1 &  𝐶2) 470 µF, 250 V 
Flying capacitor (𝐶𝐹𝐶1) 470 µF, 450 V 
Flying capacitor (𝐶𝐹𝐶2) 100 µF, 150 V 
Filter inductor (𝐿𝑓) & capacitor (𝐶𝑓) 0.3 mH and 2.2 µF 
Switches  (𝑆𝑋1 −  𝑆𝑋6) SCT3022AL  
Diode  (𝐷3 & 𝐷6) C5D50065D 
Load (resistor and inductor) 2.2 kVA (30-60 Ω, 200 mH) 
 
V. SIMULATION AND EXPERIMENTAL RESULTS 
To verify the concept of the proposed inverter circuit and the theoretical analysis, several simulations using PLECS 
have been carried out. The parameters and component values used for both simulations and the experimental prototype are 
listed in Table V. Fig. 13 shows the steady state output voltage, load current, voltage across the flying capacitor and the dc-
link capacitors, as well as the voltage and currents occurring across/through the switches.  The fifth trace in Fig. 13(a) 
shows an unfiltered 7-level voltage, which is filtered to leave a pure fundamental frequency sinusoidal at the load. The 
inverter produces an RMS voltage of about 230 V for a 400 V dc-link voltage.  Under unity power factor, the current and 
voltage are in phase. Also, it is evident that there is a natural balance in the voltage across the dc-link capacitors around its 
reference value  𝑉𝐶1 =  𝑉𝐶2 =  𝑉𝑑𝑐 2⁄ = 200 V (Fig. 13(a)). This natural balance is maintained under different loads, 
modulation indexes, power factor, with different initial capacitor voltages. As shown in Fig. 13(b) & (c), the voltage and 
current stress are in agreement with the analysis presented in section IV. Fig. 13(d) shows a frequency domain 
representation of the output voltage when using Level Shifted-PWM at a carrier frequency of 15 kHz. As evident, the THD 
of the output voltage and current are  <  2.2 %.  
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Input dc-link voltage (Vdc) [V]
Seven-level voltage (v7L-ac) [V]
Load current (iac) [A]
Load voltage (vac) [V]
Dc-link capacitor voltages (VC1 & VC2) [V]
Flying capacitor voltage (VCF1) [V]
10 ms/div
Flying capacitor voltage (VCF2) [V]
Voltage across switch SX1 (VSX1) [V]
Voltage across switch SX2 (VSX2) [V]
Voltage across switch SX3 (VSX3) [V]
Voltage across switch SX4 (VSX4) [V]
Voltage across switch SX5 (VSX5) [V]
Voltage across switch SX6 (VSX6) [V]
5 ms/div
Voltage across switch SX6 (VSX7) [V]
Voltage across switch SX6 (VSX8) [V]
 
(a)                                                                                                            (b) 
Current through switch SX1 (iSX1) [A]
Current through switch SX3 (iSX3) [A]
Current through switch SX2 (iSX2) [A]
Current through switch SX4 (iSX4) [A]
Current through switch SX5 (iSX5) [A]
Current through switch SX6 (iSX6) [A]
Current through switch SX6 (iSX7) [A]
Current through switch SX6 (iSX8) [A]
5 ms/div
THD = 2.16%
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            (c)                                                                             (d) 
 Fig. 13. Some key simulated waveforms of the proposed seven-level inverter: (a) input voltage, flying capacitors voltages, phase voltage (with and 
without filter), and (b) voltage stress on switches, (c) current stress on switches, and (d) harmonic spectrum of the output voltage. 
 
The capacity of delivering reactive power has also been successfully tested for both lagging and leading power factor. 
Fig. 14 (a) shows the operation of the inverter in lagging power factor  φ𝑝𝑓 = −45
0, and Fig. 14(b) shows the operation of 
the inverter in leading power factor of  φ𝑝𝑓 = +45
0. Hence, without considering any special consideration (additional 
switching devices or switching sequence) or modulation technique, the inverter is capable of generating 7-level output 
voltage; which when filtered out to get pure sinusoidal voltage and current. This verify the seamless operation of the inverter 
as illustrated in Fig. 11 for any power factor angle.  
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Input dc-link voltage (Vdc) [V]
Seven-level voltage (v7L-ac) [V]
Load voltage (vac) [V]
Dc-link capacitor voltages (VC1 & VC2) [V]
Flying capacitor voltage (VCF1) [V]
Flying capacitor voltage (VCF2) [V]
Input dc-link voltage (Vdc) [V]
Dc-link capacitor voltages (VC1 & VC2) [V]
Flying capacitor voltage (VCF1) [V]
Flying capacitor voltage (VCF2) [V]
Seven-level voltage (v7L-ac) [V]
Load voltage (vac) [V]
Load current (iac) [A] Load current (iac) [A]
10 ms/div 10 ms/divφpf = -45
o
φpf = +45
o
Fig. 14. Operation of the inverter during: (a) lagging power factor of  φ𝑝𝑓 = −45
0 (RL load of 60 Ω + 200 mH), and (b) leading power factor of  φ𝑝𝑓 =
+450 (RC load of 60 Ω + 50 µF). 
The dynamic performance of the converter under several changes in the active power is shown in Fig. 15. The 
converter is simulated under sudden change (step) in the load. As it can be seen, the converter track their reference voltages 
very well under any load changes and confirms its good performance in both transient and steady state operations.  
40 ms/diva b c
Dc-link capacitor voltages (VC1 & VC2) [V]
Seven-level voltage (v7L-ac) and load voltage (vac) [V]
Load current (iac) [A]
   
Fig. 15. Dynamic performance of the converter under several changes in the active power (a step change in load from no load to full load (30 Ω ), b 
step change in load from full load (30 Ω) to half load (60 Ω), and c step change in load from half load (60 Ω) to full load (30 Ω)).  
A conventional two-stage boost plus 7L-ANPC topology (Fig. 2(c)) in a system similar to Fig. 4 (a) and a single-
stage system using 7L-ABNPC are simulated in PLECS in order to make a direct performance comparison. Parameters 
such as the input voltage (Vin = 400 V), load (2.2 kVA), power factor (cos𝜑 = 1), switching frequency (15 kHz), 
modulation index (M = 0.85), and output voltage  (𝑣𝑎𝑐 = 230 𝑉)  are identical for both systems. The single-stage 7L-
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ABNPC demonstrates a 2-3% higher efficiency over a wide range of loads. Using LS-PWM with feedforward control, 
the THD and DC-link capacitor voltage ripple is same for both topologies. 
As a follow-up, based on the satisfactory simulation results and to verify and validate the practicality of the proposed 
7L inverter, a compact 2.2 kVA prototype was developed as shown in Fig. 16. All switches are 650 V SiC devices 
(SCT3022AL) from ROHM Semiconductor. Experimental results under unity power-factor condition are shown from Fig. 
17 to Fig. 21. Fig. 22 demonstrates the behaviour of the inverter when operating in a reactive power mode. It can be seen 
that the inverter is capable of generating a seven-level output voltage with a clean sinusoidal voltage and current.   
S1S2 S4 S3+D1
S8+D2 S7 S6 S5
C1C2
CF2CF1
Lf
Cf
ac out
DC +DC -
 
Fig. 16. Picture showing the prototype of a 2.2 kVA (single-phase) seven level inverter. 
 
Fig. 17(a) shows the inverter input/output voltage and current waveforms with clear seven levels in the output voltage 
with a clear sinusoidal output voltage and current. Fig. 17(b) shows the input current of the inverter, which is continuous 
with a peak amplitude of around 5.5 A. Note that, a dc-link voltage of 380 V (Ch. 1) magnitude is sufficient to achieve a 
line-neutral output voltage of 230 VRMS. This is in contrast to conventional 7L topologies which would require a nominal 
dc-link of close to 800 V. As shown in Fig. 18, the voltage stress on devices respectively corroborates the earlier analysis 
and simulation results. The peak current through SX3 and SX8 is ≈26 A as shown in Fig 19(b), which validates Fig. 13 (c) 
and Table IV. Fig. 20 also shows the voltages of two dc-link capacitors and two flying capacitors: Ch 1 is the upper dc-link 
capacitor voltage, Ch. 2 is lower dc-link capacitor voltage, Ch. 3 is CF1 voltage and Ch. 4 is CF2 voltage. The measured 
peak-to-peak CF1 and CF2 voltage ripple is 10 V (= 10 V/400 V = 2.5%) and 2 V (= 2 V/100 V = 2%) respectively, and dc-
link capacitor half-line-frequency voltage ripple is 22 V (= 22 V/200 V = 11%). The balanced FC and dc-link capacitor 
voltages verify the modulation method and confirm the advantage of the self-balancing in the proposed circuit. In addition, 
as shown in Fig. 21, the small LC output filter provides good high-frequency attenuation and a maximum peak-to-peak 
current ripple amplitude of 4.35 A. 
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 The reactive power operation mode is also tested as shown in Fig. 22 with power factor of 0.93 (inductive). The 
inverter still produces a good quality voltage and current waveform without high distortion (THD < 1.8 %).  
dc-link voltage Vdc [500 V/div]
7 level voltage v7L-ac [250 V/div]
Load voltage vac [200 V/div]
 
(a) 
 
dc-link voltage Vdc [500 V/div]
Input current Idc [10 A/div]
Load voltage vac [200 V/div]
Load current iac [10 A/div]
 
(b) 
 
Fig. 17. Measured waveforms under unity power factor condition showing inverter input/output voltage/current waveforms. The measured output 
current THD is 2.15%.   
 
VS1 [250 V/div]
VS2 [250 V/div]
VS3 [250 V/div]
VS4 
[250 V/div]
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(a) 
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VS7 [250 V/div]
VS8 [250 V/div]
 
(b) 
Fig. 18. Measured waveforms showing the voltage stress on the semiconductor devices. 
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Fig. 19. Measured waveforms showing the current stress on CF1 and S3 at full load current. 
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Fig. 20. Measured waveforms showing the input voltage, flying capacitor voltage, and upper and lower dc-link capacitor voltage. 
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  ìac = 4.35 A
Current before the filter
Load current iac 
 
Fig. 21. Measured waveforms showing the inverter output currents (before and after the filter). 
 
dc-link voltage Vdc [500 V/div]
Input current Idc [5 A/div]
Load voltage vac [250 V/div]
Load current iac [10 A/div]
φpf =20
o
 
Fig. 22. Measured waveforms under reactive power condition (cos φ = 0.93) showing inverter input/output voltage and current waveforms. 
 
The simulated averaged power loss distribution and the operating junction temperature (𝑇𝑗) of the individual switching 
elements are presented in Fig. 23(a). A constant ambient temperature, TA, of 40oC is assumed in this analysis with uniform 
temperature distribution across the heat sink. As expected, the diodes and switches in the capacitor-charging path have 
higher loss (conduction) and hence relatively higher temperature (∆?̂?𝑗 ≈ 3℃) then the other switches.  Fig. 23(b) show 
similar findings and the loss distribution across the switching components. Fig. 23(c) shows the measured efficiency of the 
prototype inverter across a range of output power levels. The peak efficiency of the inverter is 98.2%.  
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Fig. 23. (a) Steady state operating junction temperature of the semiconductor, (b) loss distribution, and (c) measured efficiency of the inverter.   
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VI. CONCLUSION 
In this paper, a novel eight-switch seven-level Active Neutral Point Clamped inverter is proposed. Modulation 
techniques are explored and operation under both active and reactive power factor conditions are systematically analyzed. 
A comparative analysis and a set of design guidelines are presented and followed by simulation and experimental 
verification.   
Compared to conventional seven-level inverter topologies, the ANPC inverter topology requires only eight power 
devices for a single-phase design and halves the dc-link voltage required to produce a given ac voltage output magnitude 
when compared to similar circuits. For applications such as for a grid-connected PV system, this may help eliminate 
additional power conversion stages (boost converters) and therefore increase the efficiency and reliability of the system. 
Further, this reduces the voltage stress on the dc-link capacitor, which reduces the cost and size of the system design.  The 
inverter can operate at any power factor (leading or lagging) without requiring any changes to the modulation scheme. 
Compared with other seven-level configurations, the performance demonstrated by the new inverter is highly 
competitive, potentially making it an appropriate topology choice for a wide-range of power conversion applications, e.g. 
variable-speed drives, electric vehicles (V2G/G2V technologies), grid-connected renewable energy systems. 
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